

Z80-SIO Z80A-SIO



TECNETICS (Pty.) Ltd.
P.O.Box 56412 Pinegowrie
2123
Tel. 789-1211 • Telex 8/2689

on
1978

General Description

The Z80-SIO (Serial Input/Output) is a dual-channel multi-function peripheral component designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller, but—within that role—it is configurable by systems software so its “personality” can be optimized for a given serial data communications application.

The Z80-SIO is capable of handling asynchronous formats, synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications (cassette or floppy disk interfaces, for example).

The Z80-SIO can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

Structure

- N-channel silicon-gate depletion-load technology
- 40-pin DIP
- Single 5 V power supply
- Single-phase 5 V clock
- All inputs and outputs TTL compatible

Features

- Two independent full-duplex channels
- Data rates in synchronous or isosynchronous modes:
 - 0-550K bits/second with 2.5 MHz system clock rate
 - 0-880K bits/second with 4.0 MHz system clock rate
- Receiver data registers quadruply buffered; transmitter doubly buffered.
- Asynchronous features:
 - 5, 6, 7 or 8 bits/character




Figure 1. Z80-SIO Block Diagram

Z80-SIO Pin Description

- 1, 1½ or 2 stop bits
 - Even, odd or no parity
 - ×1, ×16, ×32 and ×64 clock modes
 - Break generation and detection
 - Parity, overrun and framing error detection
- Binary synchronous features:
- Internal or external character synchronization
 - One or two sync characters in separate registers
 - Automatic sync character insertion/deletion
 - CRC generation and checking
- HDLC and SDLC features:
- Abort sequence generation and detection
 - Automatic zero insertion and deletion
 - Automatic flag insertion between messages
 - Address field recognition
 - Support for one to eight bits/character
 - Valid receive messages protected from overrun
 - CRC generation and checking
- Interrupt features:
- Daisy-chain interrupt logic provides automatic interrupt vectoring with no external logic
 - Programmable interrupt vector
 - Status Affects Interrupt Vector mode for fast interrupt processing
- CRC-16 or CRC-CCITT block frame check
- Separate modem control inputs and outputs for both channels
- Modem status can be monitored

Pin Description

D₀-D₇. *System Data Bus* (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z80-SIO. D₀ is the least significant bit.

B/ \bar{A} . *Channel A Or B Select* (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the Z80-SIO. Address bit A₀ from the CPU is often used for the selection function.

C/ \bar{D} . *Control Or Data Select* (input, High selects Control). This input defines the type of information transfer performed between the CPU and the Z80-SIO. A High at this input during a CPU write to the Z80-SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/ \bar{A} . A Low at C/ \bar{D} means that the information on the data bus is data. Address bit A₁ is often used for this function.

\overline{CE} . *Chip Enable* (input, active Low). A Low level at this input enables the Z80-SIO to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

ϕ . *System Clock* (input). The Z80-SIO uses the standard Z80 System Clock to synchronize internal signals. This is a single-phase clock.

$\overline{M1}$. *Machine Cycle One* (input from Z80-CPU, active Low). When $\overline{M1}$ is active and \overline{RD} is also active, the Z80-CPU is fetching an instruction from memory; when $\overline{M1}$ is active while \overline{IORQ} is active, the Z80-SIO accepts $\overline{M1}$




Figure 2. Z80-SIO/0 Pin Configuration




Figure 3.

Z80-SIO Pin Description

and $\overline{\text{IORQ}}$ as an interrupt acknowledge if the Z80-SIO is the highest priority device that has interrupted the Z80-CPU.

$\overline{\text{IORQ}}$. Input/Output Request (input from CPU, active Low). $\overline{\text{IORQ}}$ is used in conjunction with $\text{B}/\overline{\text{A}}$, $\text{C}/\overline{\text{D}}$, $\overline{\text{CE}}$ and $\overline{\text{RD}}$ to transfer commands and data between the CPU and the Z80-SIO. When $\overline{\text{CE}}$, $\overline{\text{RD}}$ and $\overline{\text{IORQ}}$ are all active, the channel selected by $\text{B}/\overline{\text{A}}$ transfers data to the CPU (a read operation). When $\overline{\text{CE}}$ and $\overline{\text{IORQ}}$ are active, but $\overline{\text{RD}}$ is inactive, the channel selected by $\text{B}/\overline{\text{A}}$ is written to by the CPU with either data or control information as specified by $\text{C}/\overline{\text{D}}$. As mentioned previously, if $\overline{\text{IORQ}}$ and $\overline{\text{MI}}$ are active simultaneously, the CPU is acknowledging an interrupt and the Z80-SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

$\overline{\text{RD}}$. Read Cycle Status. (input from CPU, active Low). If $\overline{\text{RD}}$ is active, a memory or I/O read operation is in progress. $\overline{\text{RD}}$ is used with $\text{B}/\overline{\text{A}}$, $\overline{\text{CE}}$ and $\overline{\text{IORQ}}$ to transfer data from the Z80-SIO to the CPU.

$\overline{\text{RESET}}$. Reset (input, active Low). A Low $\overline{\text{RESET}}$ disables both receivers and transmitters, forces TxD A and TxD B marking, forces the modem controls High and disables all interrupts. The control registers must be rewritten after the Z80-SIO is reset and before data is transmitted or received.

IEI . Interrupt Enable In (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High


on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO . Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this Z80-SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

$\overline{\text{INT}}$. Interrupt Request (output, open drain, active Low). When the Z80-SIO is requesting an interrupt, it pulls $\overline{\text{INT}}$ Low.

W/RDYA , W/RDYB . Wait/Ready A, Wait/Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the Z80-SIO data rate. The reset state is open drain.

CTSA , CTSB . Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals. The Z80-SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.



Z80-SIO/1 Pin Configuration




Figure 4. Z80-SIO/2 Pin Configuration

Z80-SIO Bonding Options

$\overline{\text{DCDA}}$, $\overline{\text{DCDB}}$. *Data Carrier Detect* (inputs, active Low). These pins function as receiver enables if the Z80-SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The Z80-SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffering does not guarantee a specific noise level margin.

RxDA , RxDB . *Receive Data* (inputs, active High).

TxDA , TxDB . *Transmit Data* (outputs, active High).

RxCA , RxCB . *Receiver Clocks* (inputs). Receive data is sampled on the rising edge of RxC . The Receive Clocks may be 1, 16, 32 or 64 times the data rate in Asynchronous modes. These clocks may be driven by the Z80-CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified). See the following section for bonding options.

TxCA , TxCB . *Transmitter Clocks* (inputs). TxD changes on the falling edge of TxC . In Asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z80-CTC Counter Timer Circuit for programmable baud rate generation. See the following section for bonding options.

RTSA , RTSB . *Request To Send* (outputs, active Low). When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the $\overline{\text{RTS}}$ pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

DTRA , DTRB . *Data Terminal Ready* (outputs, active Low). See note on bonding options. These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

SYNC A , SYNC B . *Synchronization* (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in RR0 . In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of RxC after that rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it is wise to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new mes-

sage is about to start. Character assembly begins on the rising edge of $\overline{\text{RxC}}$ that immediately precedes the falling edge of SYNC in the External Sync mode.

In the Internal Synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ($\overline{\text{RxC}}$) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

Bonding Options

The constraints of a 40-pin package make it impossible to bring out the Receive Clock, Transmit Clock, Data Terminal Ready and Sync signals for both channels. Therefore, Channel B must sacrifice a signal or have two signals bonded together. Since user requirements vary, three bonding options are offered:

- Z80-SIO/0 has all four signals, but $\overline{\text{TxCB}}$ and $\overline{\text{RxCB}}$ are bonded together (Fig. 2).
- Z80-SIO/1 sacrifices $\overline{\text{DTRB}}$ and keeps $\overline{\text{TxCB}}$, $\overline{\text{RxCB}}$ and SYNCB (Fig. 3).
- Z80-SIO/2 sacrifices SYNCB and keeps $\overline{\text{TxCB}}$, $\overline{\text{RxCB}}$ and $\overline{\text{DTRB}}$ (Fig. 4).

Architecture

The device internal structure includes a Z80-CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated in the text as follows:

- WR0-WR7 — Write Registers 0 through 7
- RR0-RR2 — Read Registers 0 through 2

The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 lists the functions assigned to each read or write register.

RR0	Transmit/Receive buffer status, interrupt status and external status
RR1	Special Receive Condition status
RR2	Modified interrupt vector (Channel B only)

Read Register Functions

WR0	Register pointers, CRC initialize, initialization commands for the various modes, etc.
WR1	Transmit/Receive interrupt and data transfer mode definition.
WR2	Interrupt vector (Channel B only)
WR3	Receive parameters and control
WR4	Transmit/Receive miscellaneous parameters and modes
WR5	Transmit parameters and controls
WR6	Sync character or SDLC address field
WR7	Sync character or SDLC flag

Write Register Functions

Table 1. Functional Assignments of Read and Write Registers

The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS) and Data Carrier Detect (DCD) are monitored by the discrete control logic under program control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/Status interrupts are prioritized in that order within each channel.




Figure 5. Transmit and Receive Data Path

Data Path

The transmit and receive data path illustrated for Channel A in Figure 5 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode and—in Asynchronous modes—the character length.

The transmitter has an 8-bit transmit data register that is loaded from the internal data bus, and a 20-bit transmit shift register that can be loaded from the sync character buffers (WR6 and WR7) or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data Output (TxD).

Functional Description

The functional capabilities of the Z80-SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of various data communications protocols; as a Z80 family peripheral, it interacts with the Z80-CPU and other Z80 peripheral circuits, and shares the data, address and control busses, as well as being a part of the Z80 interrupt structure. As a peripheral to other microprocessors, the Z80-SIO offers valuable features such as non-vectorized interrupts, polling and simple handshake capability.

The first part of the following functional description describes the interaction between the CPU and Z80-SIO; the second part introduces its data communications capabilities.

I/O Interface Capabilities

The Z80-SIO offers the choice of Polling, Interrupt (vectored or non-vectored) and Block Transfer modes to transfer data, status and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

Polling. There are no interrupts in the Polled mode. Status registers RR0 and RR1 are updated at appropriate times for each function being performed (for example, CRC Error status valid at the end of the message). All the interrupt modes of the Z80-SIO must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RR0 for each channel; the RR0 status bits serve as an acknowledge to the Poll inquiry. The two RR0 status bits D₀ and D₂ indicate that a data transfer is needed. The status also indicates Error or

other special status conditions (see “Z80-SIO Programming”). The Special Receive Condition status contained in RR1 does not have to be read in a Polling sequence because the status bits in RR1 must be accompanied by a Receive Character Available status in RR0.

Interrupts. The Z80-SIO offers an elaborate interrupt scheme to provide fast interrupt response in real-time applications. Channel B registers WR2 and RR2 contain the interrupt vector that points to an interrupt service routine in the memory. To service operations in both channels and to eliminate the necessity of writing a status analysis routine, the Z80-SIO can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program control by setting a program bit (WR1, D₂) in Channel B called “Status Affects Vector.” When this bit is set, the interrupt vector in WR2 is modified according to the assigned priority of the various interrupting conditions. The table in the Write Register 1 description (Z80-SIO Programming section) shows the modification details.

Transmit interrupts, Receive interrupts and External/Status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control with Channel A having a higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted by the transmit buffer *becoming* empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on the first received character
- Interrupt on all received characters
- Interrupt on a Special Receive condition

Interrupt On First Character is typically used with the Block Transfer mode. Interrupt On All Receive Characters has the option of modifying the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character or message basis (End Of Frame interrupt in SDLC, for example). The Special Receive condition can cause an interrupt only if the Interrupt On First Receive Character or Interrupt On All Receive Characters mode is selected. In Interrupt On First Receive Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the $\overline{\text{CTS}}$, $\overline{\text{DCD}}$ and $\overline{\text{SYNC}}$ pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition or by the detection of a Break (Asynchronous mode) or Abort (SDLC mode) sequence in the data stream. The interrupt caused by the Break/Abort sequence has a special feature that allows the Z80-SIO to interrupt when the Break/Abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and

Functional Description

the accurate timing of the Break/Abort condition in external logic.

CPU/DMA Block Transfer. The Z80-SIO provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers (Z80-DMA or other designs). The Block Transfer mode uses the $\overline{\text{WAIT/READY}}$ output in conjunction with the Wait/Ready bits of Write Register 1. The $\overline{\text{WAIT/READY}}$ output can be defined under software control as a $\overline{\text{WAIT}}$ line in the CPU Block Transfer mode or as a $\overline{\text{READY}}$ line in the DMA Block Transfer mode.

To a DMA controller, the Z80-SIO $\overline{\text{READY}}$ output indicates that the Z80-SIO is ready to transfer data to or from memory. To the CPU, the $\overline{\text{WAIT}}$ output indicates that the Z80-SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle. The programming of bits 5, 6 and 7 of Write Register 1 and the logic states of the $\overline{\text{WAIT/READY}}$ line are defined in the Write Register 1 description (Z80-SIO Programming section).

Data Communications Capabilities

In addition to the I/O capabilities previously discussed, the Z80-SIO provides two independent full-duplex channels that can be programmed for use in Asynchronous, Synchronous and SDLC (HDLC) modes. These different modes are provided to facilitate the implementation of commonly used data communications protocols. The following is a short description of the data communications protocols supported by the Z80-SIO. A more detailed explanation of these modes can be found in the *Z80-SIO Technical Manual*.

Asynchronous Modes. The Z80-SIO offers transmission and reception of five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one and a half or two stop bits per character and can provide a break output at any time. The receiver break detection logic interrupts the CPU only at the start and end of a received break. Reception is protected from spikes by a transient spike rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the Receive Data input. If the Low does not persist—as in the case of a transient—the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occurred. Vectored interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The Z80-SIO does not require symmetric Transmit and Receive Clock signals—a feature that allows it to be used with a Z80-CTC or any other clock source. The transmitter and receiver can handle data at a rate of 1,

1/16, 1/32 or 1/64 of the clock rate supplied to the Receive and Transmit Clock inputs.

In Asynchronous modes, the $\overline{\text{SYNC}}$ pin may be programmed for an input that can be used for functions such as monitoring a ring indicator.

Synchronous Modes. The Z80-SIO supports both byte-oriented and bit-oriented synchronous communication. Synchronous byte-oriented protocols can be handled in several modes that allow character synchronization with an 8-bit sync character (Monosync), any 16-bit sync pattern (Bisync), or with an external sync signal. Leading sync characters can be removed without interrupting the CPU. CRC checking for synchronous byte-oriented modes is delayed by one character time so the CPU may disable CRC checking on specific characters. This permits implementation of protocols such as IBM Bisync.

Both CRC-16 ($X^{16} + X^{15} + X^2 + 1$) and CCITT ($X^{16} + X^{12} + X^5 + 1$) error checking polynomials are supported. In all non-SDLC modes, the CRC generator is initialized to 0's; in SDLC modes, it is initialized to 1's. (This means that the Z80-SIO cannot generate or check CRC for IBM-compatible soft-sectored disks.) The Z80-SIO also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows very high-speed transmissions under DMA control with no need for CPU intervention at the end of a message. When there is no data or CRC to send in Synchronous modes, the transmitter inserts 8- or 16-bit sync characters regardless of the programmed character length. Since the CPU can read status information from the Z80-SIO, it can determine the type of transmission (data, CRC or sync characters) that is taking place at any time.

The Z80-SIO supports synchronous bit-oriented protocols such as SDLC and HDLC by performing automatic flag sending, zero insertion and CRC generation. A special command can be used to abort a frame in transmission. The Z80-SIO automatically transmits the CRC and trailing flag when the transmit buffer becomes empty. An interrupt warns the CPU of this status change so an abort may be issued if a transmitter underrun has occurred. One to eight bits per character can be sent, which allows transmission of a message exactly as received with no prior information about the character structure in the information field of a frame.

The receiver automatically synchronizes on the leading flag of a frame and provides a synchronization signal that can be programmed to interrupt. In addition, an interrupt on the first received character or on every character can be selected. The receiver automatically deletes all zeroes inserted by the transmitter during character assembly. It also calculates and automatically checks the CRC to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. The receiver can be programmed to search for frames addressed to only a specified user-selectable address or to a global broadcast address. In this mode, frames that do not match the user-

Z80-SIO Programming

selected or broadcast address are ignored. The Address Search mode provides for a single-byte address recognizable by the hardware. The number of address bytes can be extended under software control.

The Z80-SIO can be conveniently used under DMA control to provide high-speed reception. The Z80-SIO can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The Z80-SIO then issues an End Of Frame interrupt and the CPU checks the status of the received message. Thus, the CPU is freed for other service while the message is being received. A similar scheme allows message transmission under DMA control.

Z80-SIO Programming

To program the Z80-SIO, the system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity are first set, then the interrupt mode and, finally, receiver or transmitter enable. The WR4 parameters must be issued before any other parameters are issued in the initialization routine.

Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input (B/A) and the Control/Data input (C/D) are the command structure addressing controls, and are normally controlled by the CPU address bus. Figure 8 illustrates the timing relationships for programming the write registers, and transferring data and status.

Write Registers

The Z80-SIO contains eight registers (WR0-WR7) in each channel that are programmed separately by the system program to configure the functional personality of the channels. With the exception of WR0, programming the write registers requires two bytes. The first byte contains three bits (D0-D2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the Z80-SIO.

WR0 is a special case in that all the basic commands (CMD0-CMD2) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits D0-D2 to point to WR0.

Read Registers


The Z80-SIO contains three registers, RR0-RR2 (Figure 6), that can be read to obtain the status information for each channel (except for RR2 — Channel B only). The

status information includes error conditions, interrupt vector and standard communications-interface signals.


To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

READ REGISTER 0




READ REGISTER 1†



† USED WITH SPECIAL RECEIVE CONDITION MODE

READ REGISTER 2



† VARIABLE IF "STATUS AFFECTS VECTOR" IS PROGRAMMED

Figure 6. Read Register Bit Functions

WRITE REGISTER 0

D7	D6	D5	D4	D3	D2	D1	D0	
					0	0	0	REGISTER 0
					0	0	1	REGISTER 1
					0	1	0	REGISTER 2
					0	1	1	REGISTER 3
					1	0	0	REGISTER 4
					1	0	1	REGISTER 5
					1	1	0	REGISTER 6
					1	1	1	REGISTER 7
		0	0	0				NULL CODE
		0	0	1				SEND ABORT (SDLC)
		0	1	0				RESET EXT / STATUS INTERRUPTS
		0	1	1				CHANNEL RESET
		1	0	0				ENABLE INT ON NEXT Rx CHARACTER
		1	0	1				RESET TxINT PENDING
		1	1	0				ERROR RESET
		1	1	1				RETURN FROM INT (CH-A ONLY)
0	0							NULL CODE
0	1							RESET Rx CRC CHECKER
1	0							RESET Tx CRC GENERATOR
1	1							RESET Tx UNDERRUN/EOM LATCH

WRITE REGISTER 4

D7	D6	D5	D4	D3	D2	D1	D0	
								PARITY ENABLE
								PARITY EVEN/ODD
				0	0			SYNC MODES ENABLE
				0	1			1 STOP BIT/CHARACTER
				1	0			1½ STOP BITS/CHARACTER
				1	1			2 STOP BITS/CHARACTER
		0	0					8 BIT SYNC CHARACTER
		0	1					16 BIT SYNC CHARACTER
		1	0					SDLC MODE (01111110 FLAG)
		1	1					EXTERNAL SYNC MODE
0	0							X1 CLOCK MODE
0	1							X16 CLOCK MODE
1	0							X32 CLOCK MODE
1	1							X64 CLOCK MODE

WRITE REGISTER 1

D7	D6	D5	D4	D3	D2	D1	D0	
								EXT INT ENABLE
								Tx INT ENABLE
								STATUS AFFECTS VECTOR (CH. B ONLY)
		0	0					Rx INT DISABLE
		0	1					Rx INT ON FIRST CHARACTER
		1	0					INT ON ALL Rx CHARACTERS (PARITY AFFECTS VECTOR) *
		1	1					INT ON ALL Rx CHARACTERS (PARITY DOES NOT AFFECT VECTOR)
								* OR ON SPECIAL CONDITION
								WAIT/READY ON R/T
								WAIT/READY FUNCTION
								WAIT/READY ENABLE

WRITE REGISTER 5

D7	D6	D5	D4	D3	D2	D1	D0	
								Tx CRC ENABLE
								RTS
								SDLC/CRC-16
								Tx ENABLE
								SEND BREAK
		0	0					Tx 5 BITS (OR LESS)/CHARACTER
		0	1					Tx 7 BITS/CHARACTER
		1	0					Tx 6 BITS/CHARACTER
		1	1					Tx 8 BITS/CHARACTER
								DTR

WRITE REGISTER 2 (CHANNEL B ONLY)

D7	D6	D5	D4	D3	D2	D1	D0	
								V0
								V1
								V2
								V3
								V4
								V5
								V6
								V7
								INTERRUPT VECTOR

WRITE REGISTER 6

D7	D6	D5	D4	D3	D2	D1	D0	
								SYNC BIT 0
								SYNC BIT 1
								SYNC BIT 2
								SYNC BIT 3
								SYNC BIT 4
								SYNC BIT 5
								SYNC BIT 6
								SYNC BIT 7

* ALSO SDLC ADDRESS FIELD

WRITE REGISTER 3

D7	D6	D5	D4	D3	D2	D1	D0	
								Rx ENABLE
								SYNC CHARACTER LOAD INHIBIT
								ADDRESS SEARCH MODE (SDLC)
								Rx CRC ENABLE
								ENTER HUNT PHASE
								AUTO ENABLES
0	0							Rx 5 BITS/CHARACTER
0	1							Rx 7 BITS/CHARACTER
1	0							Rx 6 BITS/CHARACTER
1	1							Rx 8 BITS/CHARACTER

WRITE REGISTER 7

D7	D6	D5	D4	D3	D2	D1	D0	
								SYNC BIT 8
								SYNC BIT 9
								SYNC BIT 10
								SYNC BIT 11
								SYNC BIT 12
								SYNC BIT 13
								SYNC BIT 14
								SYNC BIT 15

* FOR SDLC IT MUST BE PROGRAMMED TO "01111110" FOR FLAG RECOGNITION

Figure 7. Write Register Bit Functions

Z80-SIO Timing

Timing

Read Cycle. The timing signals generated by a Z80-CPU input instruction to read a Data or Status byte from the Z80-SIO are illustrated in Figure 8a.




Figure 8a. Read Cycle

Write Cycle. Figure 8b illustrates the timing and data signals generated by a Z80-CPU output instruction to write a Data or Control byte into the Z80-SIO.




Figure 8b. Write Cycle

Interrupt Acknowledge Cycle. After receiving an Interrupt Request signal ($\overline{\text{INT}}$ pulled Low), the Z80-CPU sends an Interrupt Acknowledge signal ($\overline{\text{M1}}$ and $\overline{\text{IORQ}}$ both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The IEI of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service, $\text{IEO} = \text{IEI}$. Any peripheral that does have an interrupt pending or under service forces its IEO Low.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while $\overline{\text{M1}}$ is Low. When $\overline{\text{IORQ}}$ is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.




Figure 8c. Interrupt Acknowledge Cycle

Return From Interrupt Cycle. Normally, the Z80-CPU issues a RETI (RETURN from Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI




Figure 8d. Return from Interrupt Cycle

High and an IEO Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to Zilog Application Note 03-0041-01 (*The Z80 Family Program Interrupt Structure*).

Daisy Chain Interrupt Nesting

Figure 9 illustrates the daisy chain configuration of interrupt circuits and their behavior with nested inter-

rupts (an interrupt that is interrupted by another with a higher priority).

Each box in the illustration could be a separate external Z80 peripheral circuit with a user-defined order of interrupt priorities. However, a similar daisy chain structure also exists inside the Z80-SIO, which has six interrupt levels with a fixed order of priorities.

The case illustrated occurs when the transmitter of Channel B interrupts and is granted service. While this interrupt is being serviced, it is interrupted by a higher priority interrupt from Channel A. The second interrupt is serviced and—upon completion—a RETI instruction is executed or a RETI command is written into the Z80-SIO, resetting the interrupt-under-service latch of the Channel A interrupt. At this time, the service routine for Channel B is resumed. When it is completed, another RETI instruction is executed to complete the interrupt service.





Figure 9. Typical Interrupt Sequence

AC Characteristics


 $T_A = 0^\circ\text{C}$, $V_{CC} = +5\text{V}$, $\pm 5\%$ 

Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
ϕ	$t_C(\phi)$	Clock Period	400	4000	250	4000	ns
	$t_W(\phi H)$	Clock Pulse Width, clock HIGH	170	2000	105	2000	ns
	$t_W(\phi L)$	Clock Pulse Width, clock LOW	170	2000	105	2000	ns
	t_r, t_f	Clock Rise and Fall Times	0	30	0	30	ns
	t_H	Any Unspecified Hold Time for setup times specified below	0		0		ns
$\overline{CE}, \overline{B/A}, \overline{C/D}, \overline{IORQ}$	$t_{S\phi}(CS)$	Control Signal Setup Time to rising edge of ϕ during Read or Write Cycle	160		145		ns
D_0-D_7	$t_{D\phi}(D)$	Data Output Delay from rising edge of ϕ during Read Cycle		240		220	ns
	$t_{S\phi}(D)$	Data Setup Time to rising edge of ϕ during Write or M1 Cycle	50		50		ns
	$t_{DI}(D)$	Data Output Delay from falling edge of \overline{IORQ} during INTA Cycle		340		160	ns
	$t_F(D)$	Delay to Floating Bus (output buffer disable time)		230		110	ns
IEI	$t_S(IEI)$	IEI Setup Time to falling edge of \overline{IORQ} during INTA Cycle	200		140		ns
IEO	$t_{DM}(IO)$	IEO Delay Time from rising edge of IEI (after 'ED' decode)		150		100	ns
	$t_{DL}(IO)$	IEO Delay Time from falling edge of IEI		150		100	ns
	$t_{DM}(IO)$	IEO Delay Time from falling edge of $\overline{M1}$ (interrupt occurring just prior to M1)		300		190	ns
M1	$t_{S\phi}(M1)$	$\overline{M1}$ Setup Time to rising edge of ϕ during INTA or M1 Cycle	210		90		ns
\overline{RD}	$t_{S\phi}(RD)$	\overline{RD} Setup Time to rising edge of ϕ during Read or M1 Cycle	240		115		ns

*If WAIT from the SIO is to be used, \overline{CE} , \overline{IORQ} , $\overline{C/D}$ and $\overline{M1}$ must be valid for as long as the Wait condition is to persist.

Figure 9. Typical Interrupt Sequence

AC Characteristics




NOTES:

1. The SYNC input must be driven Low on the rising edge of $\overline{\text{RxC}}$ delayed two complete clock cycles from the last bit of the sync character.
2. Data character assembly begins on the next Receive Clock cycle after the last bit of the sync character is received.

Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
$\overline{\text{INT}}$	$t_{\text{DRx(IT)}}$	INT Delay Time from rising edge of $\overline{\text{RxC}}$	10	13	10	13	ϕ periods
	$t_{\text{DTx(IT)}}$	INT Delay Time from transition of Xmit Data Bit	5	9	5	9	ϕ periods
$\overline{\text{CTSA}}, \overline{\text{CTSB}}, \overline{\text{DCDA}}, \overline{\text{DCDB}}, \overline{\text{SYNCA}}, \overline{\text{SYNCB}}$	$t_w(\text{PH})$	Minimum HIGH Pulse Width for latching state into register and generating interrupt	200		200		ns
	$t_w(\text{PL})$	Minimum LOW Pulse Width for latching state into register and generating interrupt	200		200		ns
$\overline{\text{SYNCA}}, \overline{\text{SYNCB}}$	$t_{\text{DL(SY)}}$	Sync Pulse Delay Time from rising edge of $\overline{\text{RxC}}$, Output Modes	4	7	4	7	ϕ periods
	$t_{\text{DRxC(SY)}}$	Sync Pulse Delay Time from rising edge of $\overline{\text{RxC}}$, External Sync Mode		100		100	ns
$\overline{\text{TxCA}}, \overline{\text{TxCB}}$	$t_c(\text{TxC})$	Transmit Clock Period	400	∞	400	∞	ns
	$t_w(\text{TCH})$	Transmit Clock Pulse Width, clock HIGH	180	∞	180	∞	ns
	$t_w(\text{TCL})$	Transmit Clock Pulse Width, clock LOW	180	∞	180	∞	ns
$\text{TxD}, \text{TxD}^\dagger$	$t_{\text{D(TxD)}}$	TxD Output Delay from falling Edge of $\overline{\text{TxC}}$ (x1 Clock Mode)		400		300	ns
$\overline{\text{RxCA}}, \overline{\text{RxCB}}$	$t_c(\text{RxC})$	Receive Clock Period	400	∞	400	∞	ns
	$t_w(\text{RCH})$	Receive Clock Pulse Width, clock HIGH	180	∞	180	∞	ns
	$t_w(\text{RCL})$	Receive Clock Pulse Width, clock LOW	180	∞	180	∞	ns
$\text{RxDA}, \text{RxDB}^\dagger$	$t_s(\text{RxC})$	Setup Time to rising edge of $\overline{\text{RxC}}$, x1 mode	0		0		ns
	$t_h(\text{RxC})$	Hold Time from rising edge of $\overline{\text{RxC}}$, x1 mode	140		140		ns

† In all modes, the system clock (ϕ) rate must be at least 4.5 times the maximum data rate.
RESET must be active a minimum of one complete ϕ cycle.

AC Characteristics



Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
INT	$t_{D\phi(IT)}$	INT Delay Time from rising edge of ϕ		200		200	ns
WAIT/READY	$t_{DIC(W/R)}$	WAIT/READY Delay Time from IORQ or CE in Wait Mode		180		130	ns
	$t_{DH\phi(W/R)}$	WAIT/READY Delay Time from falling edge of ϕ , WAIT/READY HIGH, Wait Mode		150		130	ns
	$t_{DRx(W/R)}$	WAIT/READY Delay Time from rising edge of Rx Data Bit, Ready Mode	10	13	10	13	ϕ periods
	$t_{DTx(W/R)}$	WAIT/READY Delay Time from center of Transmit Data Bit, Ready Mode	5	9	5	9	ϕ periods
	$t_{DL\phi(W/R)}$	WAIT/READY Delay Time from rising edge of ϕ , WAIT/READY LOW, Ready Mode		120		120	ns

DC Characteristics


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V}$, $\pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - 0.6$	+5.5	V	
V_{IL}	Input Low Voltage	-0.3	+0.8	V	
V_{IH}	Input High Voltage	+2.0	+5.5	V	
V_{OL}	Output Low Voltage		+0.4	V	$I_{OL} = 2.0\text{ mA}$
V_{OH}	Output High Voltage	+2.4		V	$I_{OH} = -250\text{ }\mu\text{A}$
I_{LI}	Input Leakage Current	-10	+10	μA	$0 \leq V_{IN} \leq V_{CC}$
I_Z	3-State Output/Data Bus Input Leakage Current	-10	+10	μA	$0 \leq V_{IN} \leq V_{CC}$
$I_{L(SY)}$	SYNC Pin Leakage Current	-40	+10	μA	
I_{CC}	Power Supply Current		100	mA	

Capacitance


$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
C	Clock Capacitance		40	pF	Unmeasured pins returned to ground
C_{IN}	Input Capacitance		5	pF	
C_{OUT}	Output Capacitance		10	pF	




$C_L = 50\text{ pF}$. Increase delay by 10 ns for each 50 pF increase in C_L , up to 200 pF maximum.


Package Information



Package Outlines



40-Pin Plastic



40-Pin Ceramic

Ordering Information

Bonding, Package and Temperature Identification

/0 — Type 0 Bonding
/1 — Type 1 Bonding
/2 — Type 2 Bonding

C — Ceramic Package
P — Plastic Package

S — Standard Range (5V, $\pm 5\%$, 0°C to 70°C)
E — Extended Range (5V, $\pm 5\%$, -40°C to 85°C)
M — Military Range (5V, $\pm 10\%$, -55°C to 125°C)

Examples:

Z80-SIO/1 CS (Type 1 bonding, ceramic package, standard range)

Z80-SIO/2 PS (Type 0 bonding, plastic package, standard range)

Regional Sales Offices

EAST

Sales & Tech. Center
Zilog, Inc.
76 Treble Cove Road
N. Billerica, MA 01862
TEL 617 667 2179
TWX 710 347 6660

MIDATLANTIC

Tech. Center
Zilog, Inc.
P.O. Box 92
Bergenfield, NJ 07621
TEL 201 385 9158
TWX 710 991 9771

MIDWEST

Sales and Tech. Center
Zilog, Inc.
830 E. Higgins
Suite 114
Schaumburg, IL 60195
TEL 312 885 8080
TWX 910 291 1064

NORTH CENTRAL

Sales and Tech. Center
Zilog, Inc.
1505 Bethel Road
Columbus, Ohio 43220
TEL 614 457 0820
TWX 810 482 1707

SOUTHWEST REGION

Sales and Tech. Center
Zilog, Inc.
18001 Sky Park Blvd.
Suite K
Irvine, CA 92714
TEL 714 549 2891
TWX 910 595 2803

NORTHWEST

Sales & Tech. Center
Zilog, Inc.
10340 Bubb Road
Cupertino, CA 95014
TEL 408 446 4666 x261
TWX 910 338 7621

WEST GERMANY

Zilog GmbH
Zugspitzstrasse 4
D-8011 Vaterstetten
West Germany
TEL 8106 4035
TELEX 529110 zilog d.

JAPAN

Zilog, Inc. Japan
Kyoshin Bldg.
13-14 Sakuragaoka-Machi
Shibuya-Ku Tokyo 150
Japan
TEL 03-476-3010

UNITED KINGDOM

Zilog (U.K.) Limited
Nicholson House
Maidenhead SL6 1LD
Berkshire United Kingdom
TEL (0628) 36131
TELEX 848609